





APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
09/584,728	06/01/2000	Tsutomu Yoshimura	49657-700	5073
20277 75	7590 01/07/2004		EXAMINER	
MCDERMOTT WILL & EMERY 600 13TH STREET, N.W.			TRAN, KHANH C	
WASHINGTON, DC 20005-3096			ART UNIT	PAPER NUMBER
			2631	
			DATE MAILED: 01/07/2004	6

Please find below and/or attached an Office communication concerning this application or proceeding.

	Application No.	Applicant(s)	
		YOSHIMURA ET AL.	
Office Action Summary	09/584,728 Examiner	Art Unit	
,			
The MAILING DATE of this communication ap	Khanh Tran	he correspondence address	
Period for Reply	,,		
A SHORTENED STATUTORY PERIOD FOR REPL THE MAILING DATE OF THIS COMMUNICATION. - Extensions of time may be available under the provisions of 37 CFR 1. after SIX (6) MONTHS from the mailing date of this communication. - If the period for reply specified above is less than thirty (30) days, a replection of the provision of the p		be timely filed) days will be considered timely. from the mailing date of this communication. ONED (35 U.S.C. § 133).	
1) Responsive to communication(s) filed on 17 (October 2003.	•	
2a) ☐ This action is FINAL . 2b) ☑ This	s action is non-final.		
3) Since this application is in condition for allows closed in accordance with the practice under			
Disposition of Claims			
 4) Claim(s) 4-15 is/are pending in the application 4a) Of the above claim(s) is/are withdra 5) Claim(s) 5-13 and 15 is/are allowed. 6) Claim(s) 4 and 14 is/are rejected. 7) Claim(s) is/are objected to. 8) Claim(s) are subject to restriction and/ 	awn from consideration.		
Application Papers			
9) ☐ The specification is objected to by the Examin 10) ☑ The drawing(s) filed on is/are: a) ☐ ac Applicant may not request that any objection to the Replacement drawing sheet(s) including the correct 11) ☐ The oath or declaration is objected to by the E	cepted or b) \square objected to by texts of a drawing (s) be held in abeyance. In a ction is required if the drawing (s) is	See 37 CFR 1.85(a). s objected to. See 37 CFR 1.121(d).	
Priority under 35 U.S.C. §§ 119 and 120			
12) Acknowledgment is made of a claim for foreign a) All b) Some * c) None of: 1. Certified copies of the priority document 2. Certified copies of the priority document 3. Copies of the certified copies of the priority application from the International Bureat * See the attached detailed Office action for a list 13) Acknowledgment is made of a claim for domest since a specific reference was included in the first 37 CFR 1.78. a) ☐ The translation of the foreign language processes and the foreign language processes and the first sentence of the foreign language processes and the first sentence of the foreign language processes and the first sentence of the foreign language processes and the first sentence of the foreign language processes and the first sentence of the foreign language processes and the first sentence of the foreign language processes and the first sentence of the first se	nts have been received. Ints have been received in Applia ority documents have been received in Applia (PCT Rule 17.2(a)). It of the certified copies not receitic priority under 35 U.S.C. § 1 arst sentence of the specification rovisional application has been thic priority under 35 U.S.C. §§	eived in this National Stage eived. 19(e) (to a provisional application) n or in an Application Data Sheet. received. 120 and/or 121 since a specific	
Attachment(s)			
1) Notice of References Cited (PTO-892) 2) Notice of Draftsperson's Patent Drawing Review (PTO-948) 3) Information Disclosure Statement(s) (PTO-1449) Paper No(s)	5) Notice of Inform	mary (PTO-413) Paper No(s) nal Patent Application (PTO-152)	

Art Unit: 2631

DETAILED ACTION

1. The Amendment filed on 10/17/2003 has been entered. Claims 4-15 are pending in this Office action. Claims 1-3 have been cancelled. New claims 14 and 15 are added.

Response to Arguments

2. Applicant's arguments with respect to claims 4 and 14 have been considered but are most in view of the new ground(s) of rejection.

Claim Rejections - 35 USC § 103

The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

- (a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.
- 3. Claims 4 and 14 are rejected under 35 U.S.C. 103(a) as being unpatentable over admitted prior art in the instant application in view of Kobayashi et al. U.S. Patent 5,576,643.

Regarding claim 4, admitted prior art discloses in figure 8 a conventional digital synchronous circuit including a multi-phase clock generating circuit 10 for outputting n clock signals CLK1 to CLKn, first latch circuits for taking in an input data signal according to corresponding ones of said plurality of clock signals,

Application/Control Number: 09/584,728

Art Unit: 2631

second latch circuits for taking in and holding outputs of first latch circuits. However, the prior art does not show a control circuit for outputting a control signal to the second latch circuits according to a change in the input data signal. Nevertheless, the missing features in prior art teachings have been found in Kobayashi et al. invention. According to one embodiment as shown in figure 2B, the data transfer circuit 6 outputs data D in response to an externally supplied transfer signal TR. The latch control circuit 7 generates a data latch signal DL based on an externally supplied latch control signal and on a data D supplied from the data transfer circuit 6. Kobayashi et al. invention provides a data transfer device, which precisely controls data transfer while preventing unstable data from being latched. Hence, it would have been obvious to one of ordinary skill in the art at the time of the invention to modify admitted prior art to include a latch control circuit, as taught by Kobayashi et al., to solve the problem of indefinite state of data that the prior art encounters.

Kobayashi et al. invention, however, does not show a control circuit including a pulse generating circuit followed by a delay circuit as claimed in the instant application. Nevertheless, figure 6 shows a circuit diagram of a latch control circuit including an inverter circuit 9c for delaying the input data D a prescribed period of time until the input data D is stabilized, a pulse generating section for generating a latch control signal DL in response to the input data D. Since the inverter circuit 9c is implemented to only delay the input data D for a prescribed period of time until the input data D is stabilized, it would have been obvious to

Art Unit: 2631

one of ordinary skill in the art at the time of invention to modify the latch control circuit, as taught by Kobayashi et al., so that the same delay circuit is implemented after the pulse generating circuit portion in the latch control circuit 70 because such modification won't have any impact on the operation of the latch control circuit 70.

Regarding claim 14, admitted prior art further shows, in figure 8, a clock phase determination circuit 50 and a selector 60 that perform the same functionality as claimed in the instant application.

Allowable Subject Matter

4. Claims 5-13 and 15 are allowed.

Regarding claim 5, said claim is directed to a digital synchronous circuit wherein the digital synchronous circuit has been amended to claim uniquely distinct features "wherein said control circuit includes a first pulse generating circuit for generating a first pulse signal according to a change in said input data signal" and "a third latch circuit for receiving said first pulse signal at a data input node and a clock input node" and "a level determination circuit for outputting a detection signal when potential of an output signal from said third latch circuit has crossed a reference potential" and "a second pulse generating circuit for generating a second pulse signal according to a change in potential of said detection signal and outputting said second pulse signal as said control

Application/Control Number: 09/584,728

Art Unit: 2631

signal". The closest prior art, Kobayashi et al. (US Patent 5,576,643) disclosing a data transfer circuit device, either singularly or in combination, fail to anticipate or render the above underlined limitations obvious.

Drawings

5. The drawings are objected to under 37 CFR 1.83(a). The drawings must show every feature of the invention specified in the claims. Therefore, the features "<u>a pulse</u> generating circuit for generating a pulse signal" and "<u>a delay circuit for receiving said</u> pulse signal to cause delay" in claim 4 must be shown or the feature(s) canceled from the claim(s). No new matter should be entered.

A proposed drawing correction or corrected drawings are required in reply to the Office action to avoid abandonment of the application. The objection to the drawings will not be held in abeyance.

Conclusion

6. Any inquiry concerning this communication or earlier communications from the examiner should be directed to Khanh Tran whose telephone number is 703-305-2384. The examiner can normally be reached on Tuesday - Friday from 08:00 AM - 05:00 PM.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Mohammad Ghayour can be reached on 703-306-3034. The fax phone

Page 5

Application/Control Number: 09/584,728

Art Unit: 2631

Page 6

number for the organization where this application or proceeding is assigned is 703-872-9314.

Any inquiry of a general nature or relating to the status of this application or proceeding should be directed to the receptionist whose telephone number is 703-305-3800.

KCT

KHAITRAN PATENT EXAMINER